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Traditional command uplink re-
ceivers are very limited in performance
capability, take a long time to acquire,
cannot operate on both uplink bands
(NASA & AFSCN), and only support
low-rate communications. As a result,
transceivers end up on many programs’
critical paths, even though they should
be a standard purchased spacecraft sub-
system. Also, many missions are im-
pacted by the low effective uplink
throughput. In order to tackle these
challenges, a transceiver was developed
that will provide on-site frequency
agility, support of high uplink rates, and
operation on both NASA and AFSCN
frequency bands.
The device is a low-power, high-relia-
bility, and high-performance digital
signal processing (DSP) demodulator
for an on-orbit programmable com-
mand receiver. There are several driv-
ers available for the modulation tech-
nique. Those drivers include receiver
complexity, power consumption, spec-
tral efficiency, and CCSDS (Consulta-
tive Com mittee for Space Data Sys-
tems) framework recommendations.
Previous re search suggests that GMSK
(Gaussian Minimum Shift Keying) and
BPSK (Binary Phase Shift Keying) are
good choices for the uplink modula-
tion format. This approach is sup-
ported by CCSDS and helps reduce re-
ceiver complexity.
Analysis and derived simulations
were performed for power, bandwidth,
clock generator, bit synchronizer, and
carrier loop. At the time of this report-
ing, the code was not yet written, and
will evolve from the existing analysis
and simulation.
The demodulator operates on the
two selected modes, BPSK and GMSK.
The bit rate covers multiple octaves
and includes a bit synchronizer func-
tion. The modulator is unique in that it
operates with high Doppler, over a
large bit rate range, and in a space en-
vironment. In addition, this demodula-
tor attempts to maximize low power,
small size, and ease of modification to
new applications.
Novel features of the innovation in-
clude DSP logic for multiple modulation
types in a low-power and rad-tolerant
platform. Advantages include on-the-fly
programmable low-power receive com-
munications for spacecraft.
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A 1.6-THz power-combined Schottky
frequency tripler was designed to handle
approximately 30 mW input power. The
design of Schottky-based triplers at this
frequency range is mainly constrained
by the shrinkage of the waveguide di-
mensions with frequency and the mini-
mum diode mesa sizes, which limits the
maximum number of diodes that can be
placed on the chip to no more than two.
Hence, multiple-chip power-combined
schemes become necessary to increase
the power-handling capabilities of high-
frequency multipliers. However, the tra-
ditional power-combining topologies
that are used below 1 THz present some
inconvenience beyond 1 THz. The use
of Y-junctions or hybrid couplers to di-
vide/combine the input/output power
at these frequency bands increases un-
necessarily the electrical path of the sig-
On-Chip Power-Combining for High-Power Schottky Diode-
Based Frequency Multipliers
High-power solid-state sources operate at terahertz frequencies.
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1.9 THz On-Chip Power-Combining (2 chips).
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